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ABSTRACT
Silicon surfaces have been cleaned and bonded in ultrahigh vacuum, at a pressure in the 10'° Torr range. The bond-
ed interfaces show extremely low contamination levels as measured by secondary ion mass spectroscopy. Nevertheless, a
potential barrier could be detected at the interface by spreading resistance and current vs. temperature measurements.
This suggests that the barrier is caused by inevitable dislocation networks due to wafer misorientation, as well as resid-
ual oxygen at the interface.
Infroduction
Room temperature silicon wafer bonding in a clean
room environment relies on smooth surfaces, bringing the
silicon wafers into close proximity, and a chemical inter-
action between adsorbed surface atoms and molecules.
Direct bonding between the silicon surface atoms is not
achieved until a subsequent anneal step. By going to ultra-
high vacuum (UHY) conditions, wafer bonding can be in-
vestigated without the influence of adsorbed surface
species. It is well known that impurities present on the
wafer surfaces are incorporated into the bonded inter-
faces1'2 thereby influencing the interface properties. An
open question is what happens if two atomically clean sil-
icon surfaces are brought into contact. In particular, the
properties of interfaces formed by bonding of atomically
clean surfaces are expected to be an indicator of the in-
trinsic properties of bonded interfaces.
To date, very little has been done on this subject.3 Room
temperature bonding of silicon at a pressure of l0 Torr
has been reported by Gosele et al.3 In that work the sur-
faces were prepared by heating of the samples at a pres-
sure of iO Torr, and a good bond was achieved as judged
from a tunneling electron microscope (TEM) image. How-
ever, to prepare and maintain atomically clean surfaces for
reasonable lengths of time, typical UHV pressures of lOb0
Ton are required. Recently, we reported the first results on
direct bonding in the 10b0 Ton range.4 In this work, the
direct bonding at a UHV base pressure of 1 X 10b0 Torr,
after cleaning at a maximum pressure of 2 X iO Torr, is
further investigated. The surfaces were analyzed prior to
bonding by using low energy electron diffraction (LEED)
and Auger electron spectroscopy (AES). Chemical analysis
of the interfaces formed by UHV bonding using secondary
ion mass spectroscopy (SIMS) are presented together with
electrical data obtained from spreading resistance meas-
urements as well as current vs. voltage and current vs.
temperature measurements. A slightly different approach
for room temperature UHV bonding has been reported by
Takagi et al.0 A successful bonding at room temperature
was reported using surface cleaning and activation by
means of an argon atom beam in vacuum. The cleaning of
the surfaces were followed by surface contacting at room
temperature with an applied mechanical pressure.
Experimental
The samples used in the experiments were 1 X 2 cm
pieces of silicon wafers (mainly CZ, (100)-oriented, p-type,
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5-30 fl-cm), cleaned in sulfuric peroxide mixture [(SPM)
of H2504(97%):H202(30%), 4:1] for 10 mm, and rinsed in
deionized (DI) water. The chemical oxide was removed by
a 1 mm etch in 10% aqHF, after which the wafers were
water rinsed, and blow dried in nitrogen. This procedure
terminates the surfaces with hydrogen. Immediately after
blow-drying, the surfaces were contacted, and a room
temperature bond was formed. The samples could thus be
transported to the UHV chamber, not situated in a clean
room environment, without becoming oxidized or contam-
inated by particles. In the UHV chamber the samples were
mounted on special sample holders made of ceramics and
tantalum. The samples were mounted on top of silicon
strips used to heat the samples. The heater silicon strips
were covered with silicon nitride to form the insulation
between the heater element and the sample. Thereby a
direct current through the samples0 could be avoided. The
sample mounting is schematically shown in Fig. 1. After
reaching the base pressure (1 X 10b0 Torr), the samples
were debonded.
In order to prepare a clean and reconstructed silicon
surface the following procedure was performed: after
debonding the samples were outgassed at 600°C for sever-
al hours. After cooling, the surfaces were cleaned by
"flashing" to 850°C during short periods of 10—60 s, to a
total time of about 10 mm. The use of small samples in-
stead of entire wafers was necessary to maintain a low
pressure (below 2 >< 10 Torr) while heating the samples.
After "flashing," the samples were allowed to cool for
some minutes before the surfaces were brought together,
using a micrometer screw feed through to apply a slight
pressure. While pressing the surfaces together a second
heat-treatment at approximately 450°C was performed.
The UHV Prepared Silicon Surface
During and after surface preparation, characterization
of the surface condition was performed, using LEED and
AES, to make sure that the surfaces were clean at the
moment of bonding.
Immediately after debonding it was concluded that the
silicon surfaces had not oxidized, since a (1 >< 1) LEED
pattern from an unreconstructed H-terminated surface
could be observed. The samples were then outgassed at
about 600°C for several hours, while keeping the pressure
in the chamber below 2 x 10 Torr. This should remove
the surface hydrogen.7 However, after this procedure, no
diffraction pattern could be obtained with DEED, indicat-
ing a contaminated and/or disordered surface. AES
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Fig. 1. The experimental set-
up, showing a perspective view
of the bonded silicon sample
mounted on the holders with
silicon nitride covered heater
elements.
showed increased amounts of oxygen as well as carbon on
the surface.
After a short additional heating for only 2 mm at 850°C,
a diffraction pattern was again obtained, showing a (2 x 1)
reconstruction of the clean silicon surface. The diffraction
pattern is shown in Fig. 2. This observation indicates that
the degradation that takes place during heating to 600°C,
whether it be a contamination layer or a disordering of the
surface structure, can be removed at a higher temperature.
The 850°C is chosen to be above the silicon dioxide subli-
mation temperature.8
Characterization of the Bonded Interface
The bonded interfaces achieved high mechanical
strength, qualitatively judged from the fact that they
could withstand a polishing at a beveled angle, as de-
scribed below. Bonding was not achieved if no pressure or
heating was applied. The reasons for this are still not clear,
presumably it reflects the need for substantial atomic dif-
fusion to obtain silicon/silicon bonding across the entire
interface. The formed interfaces were characterized elec-
trically by spreading resistance, current vs. voltage, and
current vs. temperature measurements, and chemically by
SIMS analysis.
Spreading resistance measurements.—The UHV-bonded
interfaces were electrically characterized using spreading
resistance measurements. A reference sample was made in
the clean room by HF etching, bonding, and annealing in
a conventional furnace (1000°C, 30 mm in N2). The samples
were polished to a beveled angle of 11.54 or 5.45° as a
preparation for the spreading resistance measurements. As
shown in Fig. 3, a small resistance peak is observed at the
location of the bonded p-type/p-type interface in both
samples. No clear differences could be found between
UHV and clean room samples. This means that the surface
potentials and the majority carrier concentrations at the
bonded interfaces are approximately equal in the two
samples.
A more detailed analysis of the data shows that in both
cases the increase in spreading resistance corresponds to a
barrier caused by an interfacial sheet charge of about 1011
positive elementary charges per centimeter squared. This
corresponds to an energy barrier of the order of 0.1 eV,
which should have a noticeable influence on the carrier
transport through the sample at room temperature.
Current vs. voltage and current vs. temperature measure-
ments.—To verify the results in the spreading resistance
analysis, the bonded Si/Si p-type/p-type junctions were
characterized using conventional current vs. voltage and
current vs. temperature measurements. The current vs. volt-
age curves of the UHV bonded samples showed the presence
of an interfacial barrier influencing the current. Figure 4
shows an activation plot of the current across the bonded
interface obtained from current vs. temperature measure-
ments at different applied voltages. It is obvious from this
figure that the current is thermally activated at lower tem-
peratures. The activation energy is found to be voltage
dependent, corresponding to a potential barrier that de-
creases with the applied voltage. This is what one should
expect for a bonded Si/Si interface where the potential bar-
rier is caused by a sheet charge due to interface states, being
filled to the position of the Fermi level at the interface.9
From Fig. 4, an activation energy of 0.11 eV is deduced for
the curve corresponding to an applied voltage of 0.1 V. This
activation energy is in agreement with the results of the
spreading resistance analysis. At temperatures between
approximately 170 and 270 K the current becomes approx-
Fig. 2. LEED pattern showing a (2 x 1) reconsfructed silicon sur-
face after heating to 850°C in IJHV.
C
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Ta holders, with contact clamps
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Distance (jim)
Fig. 3. The measured spreading resistances for samples (a)
cleaned, bonded, and annealed in UHV, and (b) bonded and fur-
nace annealed in the clean room.
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Fig. 4. Activation plot at different applied voltages for a Si/Si
p-type/p-type junction formed by wafer bonding in IJHV.
imately temperature independent, but again shows indica-
tions of becoming thermally activated at the highest inves-
tigated temperatures. The current vs. voltage characteris-
tics also change from emission type at the lowest and
highest temperatures, to an approximately ohmic character
at the intermediate temperatures. However, at these tem-
peratures the current across the structure is too small to be
explained by the bulk resistivity of the silicon.
SIMS analysis of the UHV bonded interfaces—SIMS
analysis was used to investigate the presence of impurities
at the bonded interfaces and to find out the origin of the
observed interfacial barrier. The following elements were
analyzed for all samples: H, C, 0, F, 5, Cl (Cs primary
ions) and Na, Al, K, Ca, Cr, Fe, Mn, Ni, Cu, Ta (0 prima-
ry ions). The samples were polished in the same way as for
the spreading resistance measurements, thereby exposing
the bonded interface.
Table I summarizes the SIMS results for one clean room
bonded and several UHV-bonded samples. The value gna1
given after each element is defined as the approximate
ratio of the signals (counts/s) from the peak at the bonded
interface and from the bulk part of the sample. Figure 5
shows the peaks from the detected nonmetallic and metal-
lic contaminants, respectively, in the IJHV sample
"UHV(v)" and in the clean room sample "RR" of Table I.
By doing the SIMS analysis in a spot located slightly
above the bonded interface on the beveled sample, bulk
silicon is analyzed before passing the bonded interface.
Since the sample has a bevel, the cross section of the inter-
face will pass over the analyzed area during sputtering.
Table I. SIMS data for differently prepared samples, bonded
in UHV and in the clean room. The value A, nol given after
each element is defined as the ratio of the sinals {counts/s)
from the peak at the bonded interface and from the
bulk part of the sample.
This is the reason for the broad appearance of the peaks in
Fig. 5. An attempt was made to determine the absolute
values of some important impurities by use of known ref-
erence samples. This relatively rough estimate gave the
result that the concentrations, assuming that they are pre-
sent in a volume element around the interface, are at least
of the magnitudes shown in Table II. The spread in impu-
rity concentrations between different UHV-bonded sam-
ples were found to be less than an order of magnitude.
Clearly, the UHV-bonded interfaces are less contaminat-
ed than the clean room ones, although a large spread in
results is observed. The samples UHV(iv) and UHV(v) in
Table I were prepared and room temperature bonded in
the clean room at the same occasion. The samples show
considerable larger levels of, Ca, Na, and K as compared to
the other UHV-bonded samples, pointing to possible influ-
ences of differences in the wet cleaning procedures on the
contamination levels also after cleaning in UHV The SIMS
results taken together are clear evidence of the effective-
ness of the UHV cleaning procedure.
Discussion
The most striking result is that although there is a clear
difference (about an order of magnitude) between the in-
terface impurity concentrations in samples bonded in
UHV, as compared to samples bonded in the clean room,
the spreading resistance data are very similar. That is, the
electrical behavior as indicated by the spreading resist-
ance measurement is about the same, regardless of the
impurities at this level. The results show that 0 and S are
present at the bonded interfaces, although the differences
are large between the clean room bonded and the IJHV-
bonded samples. Those impurities may act as donors in sil-
icon, which would give rise to a barrier of the observed
type. However, the spreading resistance data for the two
cases are very similar. A possible explanation is the differ-
ent anneal temperatures. A barrier of the observed type
would occur if impurities acting as donors, e.g., 0 or 5,
were present. Since activation and deactivation of differ-
ent donors occur at different temperatures, it is possible
that some of the impurities are electrically active only
after the 450°C anneal but not after the 1000°C anneal. It
is reported that in CZ material, 0 could getter and precip-
itate at the bonded interface during heating.'° A parallel
can be made with so-called thermal donors, observed to
appear at 450°C, and deactivate above about 650°C, in
materials created using the separation by implantation of
oxygen (SIMOX) technique.11 Another possible explana-
tion to the similarities in the electrical behavior is that the
potential barrier at the interface is due not to contamina-
tion but rather to "intrinsic" factors, such as inevitable
misorientation between the wafers and miscut of the indi-
vidual wafer surfaces, causing dislocation networks in the
interface region.
To achieve a better understanding of the properties of
UHV-bonded interfaces also FZ silicon and silicon of crys-
tallographic orientation (1-1-1) should be investigated in
the future. The use of FZ silicon should for instance allow
an investigation of interfacial properties in the case of a
lower oxygen content in the silicon bulk material. Since
the silicon (1-1-1) surface shows different reconstructing
properties to the (1-0-0) surface, interesting information
may be added. Very preliminary results show that FZ sili-
con as well as (1-1-1) oriented silicon are possible to bond
Table II. Estimated concentrations of impurities at 1)14 V-bonded
Si/Si interfaces.
Concentration ConcentrationElement (cm2) Element (cm3)
1
b-7
1 ø9
1011
50K
0.lv
25
Bonded in Clean room
(Name) chemistry
UHV
[UHV(i)]
UHV
[UHV(d,IJ
Clean room
[RE]
TJHV
[UHV(iii)l
IJHV
[UHV(iv)]
UHV
[UHV(v)]
SPM + 10% aqHF
SPM
SPM + 10% aqHF
SPM + 10% aqHF
SPM + 10% aqHF
SPM + 10% aqHF
Eesult SIMS analysis
(,igna2)
K(30), Ca(4)
H(10), C(3), 0(10), F(10), S(100)
Na(8), K(S), Ca(4)
H(40), C(130), 0(50), F(10),
S(80), Cl(10)
Na(1000), K(2000), Ca(1500),
Cr(20)
H(S), C(2), 0(10), Cl(10)
H(S), C(4), 0(3), F(2), S(10)
Na(200), K(500), Ca(200),
Cr(20), Mn(10)
H(6), C(18), 0(4), F(S)
Na(lOO), Kt.150), Ca(10)
HydrogenCarbon
Fluorine
OxygenSulfur
1 >< 10211
41< 1029
2 x 10'
2 >< 10225 x lo
Sodium
Potassium
Calcium
Chromium
4 >< 10i
2 x 10'2 x 102 x l0'
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UHV-bonded sample
£ . . . Sodium
otassium
Depth B
Clean room bonded sample Sodium
•".Potium
Calcium -
Chromium
£...I. - • •t. -t• •1.— —..•t_.-
by the same method as described above, but reliable
analysis data of these interfaces are not yet available.
Apparently, the current across the sample is restricted
by a potential barrier.'2 This potential barrier is relatively
low, and affects the current across the bonded interface at
room-temperature. Potential barriers at bonded Si/Si in-
terfaces range in amplitude from almost zero to about
0.5 V depending on the cleaning procedure used before
wafer bonding.9'12 The barrier found from the spreading
resistance measurements agrees with the activation ener-
gy obtained from the current vs. temperature measure-
ments (Fig. 4). The current vs. temperature curve shows a
peculiar behavior at temperatures between 170 and 270 K.
Also the current vs. voltage characteristic differ at these
temperatures as compared to the characteristics at lower
and higher temperatures. The reason for this is not under-
stood. One may speculate that different parts of the junc-
tion are active at different temperatures.
Another interesting result is that the surfaces are seen to
degrade upon heating to 6 00°C in UHV. This indicates that
the surface is disordered (not able to reconstruct) and/or it
gets contaminated with some species during the out-
gassing, that destroys the diffraction pattern. The latter
theory is supported by the observation of increased
amounts of oxygen as well as carbon on the surface (AES).
Sticking of carbon monoxide to the surface could thus be
a possible explanation, although the increase in both car-
bon and oxygen monitored by AES are small. The lack of
any visible LEED spots after the 6 00°C anneal implies that
the contaminated or disordered layer at the surface is
more than one atomic layer thick. One possible explana-
tion is diffusion of oxygen and other elements from the
ends of the 2 x 1 cm samples, which are not protected after
clean room bonding, into the 1 )< 1 cm central region of the
samples where a clear (1 X 1) LEED pattern is seen prior
to annealing. A clean but not ordered (reconstructed) sur-
face could be another possible explanation. Heating to
850°C gives a LEED pattern again, due to removal of car-
bon and oxygen and/or ordering of the surface structure.
Hence, to obtain true Si-Si bonding between the two crys-
tals, the surfaces should be cleaned at about 850°C, at very
low pressure. Wafer bonding in UHV does allow studies of
direct bonding between surfaces cleaner and more atomi-
cally ordered than is possible by any other method invent-
ed so far. An interesting perspective of this work is to
attempt to preserve surface reconstructions such as the
(7 x 7) reconstruction of Si(111) at such bonded interfaces,
to study their effect on the electrical characteristics of the
interface.
Conclusions
We have shown results on silicon structures formed by
wafer bonding in UHV, at a pressure in the i0'° Torr
range. To obtain clean silicon surfaces before IJHV-bond-
ing the surfaces should be cleaned at about 850°C in a
pressure below i0' Ton. As measured by SIMS, the UHV-
bonded interfaces contain more than an order of magni-
tude less impurities compared to interfaces prepared in
the clean room. Nevertheless, a potential barrier could be
detected at the interface by spreading resistance and cur-
rent vs. temperature measurements. The energy barrier
from both of these analysis is in the 0.1 eV range. It is sug-
gested that the barrier is caused by inevitable dislocation
networks due to wafer misorientation, as well as residual
oxygen at the interface.
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Novel Low k Dielectrics Based on Diamondlike
Carbon Materials
A. Grill,* V. Patel, and C. Jahnes
IBM, Research Division, TJ. Watson Research Center Yorktown Heights, New York 10598, USA
ABSTRACT
Hydrogenated diamondlike carbon (DLC) and fluorine containing DLC (FDLC) were investigated for their potential
applications as low k dielectrics for the back end of the line interconnect structures in ultralarge scale integrated circuits.
It was found that the dielectric constant (k) of DLC can be varied between <2.7 and >3.4 by changing the deposition con-
ditions. The thermal stability of the DLC films was found to be correlated to the values of the dielectric constant, decreas-
ing with decreasing k. Only DLC films having dielectric constants k > 3.3 appeared to be stable to anneals of 4 h at 400°C
in a nonoxidizing environment. However these films were characterized by stresses higher then 600 MPa. FDLC films,
thermally more stable at 400°C than the DLC films with k > 3.3, could be prepared with dielectric constants below 2.7
and internal stresses <200 MPa. Such FDLC films are thus promising candidates as a low k interconnect dielectric.
Introduction
The reduction of electrical device dimensions and in-
creased integration in ultralarge scale integrated (ULSI)
circuits results in increased resistance of the back end of
the line (BEOL) metallization and increased interlevel and
intralevel capacitances, which cause an increase in the sig-
nal delays. In order to improve the switching performances
of future ULSI circuits insulators with dielectric constants
(k) significantly lower than that of SiO are needed in to
reduce these capacitances. Dielectrics with low k values are
available, e.g., polytetrafluoroethylene (PTFE) with k = 2.0,
but these materials are not stable at temperatures above
300-350°C. However, integration of the dielectrics in ULSI
chips requires thermal stability at temperatures of at least
400°C. Diamondlike carbon (DLC) has been considered a
possible low k dielectric, but the films have either been
found not to be stable above 350°C, 2-4 or have dielectric
constants of about six.5 Matsubara et al. have demonstrat-
ed the integration feasibility of fluorine containing DLC
(FDLC) films in a multilevel structure using Al metalliza-
tion, but only at temperatures below 350°C. 4
In order to integrate a new low k dielectric material in
ULSI devices, such a material has to satisfy a number of re-
quirements, among which are: electrical (low dielectric con-
stant, low dissipation factor), thermal (stability at 400°C),
mechanical (low stresses), adhesion, and compatibility
with other materials, etc. The present paper describes DLC
and FDLC films as potential candidates for a low k inter-
connect dielectric. The films have been prepared by plas-
* Electrochemical Society Active Member.
ma-assisted chemical vapor deposition (PACVD) and have
been characterized by whether they satisfy some of the re-
quirements mentioned above.
Experimental
Hydrogenated DLC and FDLC films have been prepared
by radio-frequency (rf) plasma-assisted CVD (PACVD) in a
parallel plate reactor, at pressures of 100 to 300 mTorr and
rf powers of 25-150 W. The deposition was performed on Si
substrates placed on the powered electrode, thus being at a
negative self-bias. The DLC films were deposited from a
pure hydrocarbon, while the FDLC films were deposited
from fluorinated hydrocarbon ("fluorocarbon" in the fol-
lowing), or mixtures of the fluorocarbon with hydrogen.
The films were characterized in the as-deposited state and
after annealing at 400°C in helium or nitrogen for various
amounts of time. The films were characterized by Fourier
transform infrared spectroscopy (FTIR), Rutherford back-
scattering (RBS), and forward recoil elastic scattering
(FRES). The hydrogen content of the films was determined
by FRES, while RBS was used to determine the fluorine
concentration [F/(C + F)]. Both RBS and FRES data were
analyzed with a RUMP program (Computer Graphic Ser-
vices-CGS-Ithaca, NY), which was used to simulate theo-
retical film compositions and fit them to the experimental
spectra. The stresses in the films were determined from the
radius of curvature induced on the substrate by the
deposited films.
The thermal stability of the investigated materials was
initially investigated by measuring changes of film thick-
ness as a result of annealing. Such changes were determined
1649
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